

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CER 4 Each)

(O.M) for now nonprovisional applications under 37 CFR 1.53(b)	
Attorney Docket No. <u>042390.P7178</u>	Total Pages _5
First Named Inventor or Application Identifier John W. Horigan et al.	
Express Mail Label No. <u>EL431890268US</u>	

ADDRESS TO: **Assistant Commissioner for Patents Box Patent Application** Washington, D. C. 20231

ΔPI	PLICATIO	ON ELEMENTS			
Sec	MPEP C	chapter 600 concerning utility patent application contents.			
	/ IVII	riapter 500 concerning dulity patent application contents.			
1.	_X_	Fee Transmittal Form			
		(Submit an original, and a duplicate for fee processing)			
		(The second and a deprior to too processing)			
2.	<u>X</u>	Specification (Total Pages			
3.	<u>X</u>	Drawings(s) (35 USC 113) (Total Sheets 2			
4.	<u>X</u>	Oath or Declaration (Total Pages <u>5</u>			
		a. X Newly Executed (Original or Copy)			
		b. Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)			
		i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).			
5.		Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.			
6.		Microfiche Computer Program (Appendix)			
7.		Nucleotide and/or Amino Acid Sequence Submission			
•		(ii applicable, all necessary)			
	a b	Computer Readable Copy Paper Copy (identical to computer copy)			
	с	Statement verifying identity of above copies			

		ACCOMPANYING APPLICATION PARTS				
8. 9.	_X	Assignment Papers (cover sheet & documents(s)) a. 37 CFR 3.73(b) Statement (where there is an assignee)				
		b. Power of Attorney				
10.		English Translation Document (if applicable)				
11.		a. Information Disclosure Statement (IDS)/PTO-1449				
		b. Copies of IDS Citations				
12.		Preliminary Amendment				
13.	_X	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)				
14.		a. Small Entity Statement(s)				
		b. Statement filed in prior application, Status still proper and desired				
15.		Certified Copy of Priority Document(s) (if foreign priority is claimed)				
16.	_X_	Other: Express Certificate of Mailing				
17.	If a CO					
		NTINUING APPLICATION, check appropriate box and supply the requisite information: ontinuation Divisional Continuation-in-part (CIP) of prior application No:				
18.	Co	ontinuation Divisional Continuation-in-part (CIP)				
	Corre	ontinuation Divisional Continuation-in-part (CIP) of prior application No: espondence Address mer Number or Bar Code Label				
	Corre	ontinuation Divisional Continuation-in-part (CIP) of prior application No: espondence Address				
	Corre Custor	ontinuation Divisional Continuation-in-part (CIP) of prior application No: espondence Address mer Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)				
18. X	Corre Custor Corres	ontinuation Divisional Continuation-in-part (CIP) of prior application No: espondence Address mer Number or Bar Code Label				
18. X	Correct Correc	ontinuation Divisional Continuation-in-part (CIP) of prior application No: spondence Address mer Number or Bar Code Label				
18. X 	Correct Correc	ontinuation Divisional Continuation-in-part (CIP) of prior application No: spondence Address mer Number or Bar Code Label or spondence Address Below (Insert Customer No. or Attach Bar Code Label here) spondence Address Below				
18. X 	Corres Corres Dav BL	ontinuation Divisional Continuation-in-part (CIP) of prior application No: spondence Address mer Number or Bar Code Label				
18. _X NAM	Corres Corres Dav BLA	of prior application No:				
18. _X NAM	Corres Corres Dav BLA	ontinuation Divisional Continuation-in-part (CIP) of prior application No: spondence Address mer Number or Bar Code Label				

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR ENCODING INFORMATION IN AN IC PACKAGE

Inventors:

John W. Horigan Larry L. Moresco

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP 12400 Wilshire Boulevard Los Angeles, CA 90025-1026

Attorney Docket No.: 42390.P7178

"Express Mail" mailing label number:	
Date of Deposit:	
I hereby certify that I am causing this paper or fee to be depo- Service "Express Mail Post Office to Addressee" service on the paper or fee is addressed to the Assistant Commissioner for I	ne date indicated above and that this
(Typed or printed name of person mailing paper or fee)	
(Signature of person mailing paper or fee)	(Date signed)

METHOD AND APPARATUS FOR ENCODING INFORMATION IN AN IC PACKAGE

The present invention relates to computer systems and more particularly to an IC package, such as a BGA package, that provides configuration information to the system.

BACKGROUND

5

10

15

20

Computer systems, from small handheld electronic devices to medium-sized mobile and desktop systems to large servers and workstations, are becoming increasingly pervasive in our society. Computer systems typically include one or more processors. A processor manipulates and controls the flow of data in a computer by executing instructions. To provide more powerful computer systems for consumers, processor designers strive to continually increase the operating speed of the processor. Unfortunately, as processor speed increases, the power consumed by the processor tends to increase as well.

Historically, the power consumed by the processor, and hence its speed, has been limited by two factors. First, as power consumption increases, the processor tends to run hotter, leading to thermal dissipation problems. Second, the power consumed by a processor may tax the limits of the power supply used to keep the processor operational, reducing battery life in mobile systems and diminishing reliability while increasing cost in larger systems. To combat these problems, the voltage supply level used by the processor may be reduced. Therefore, faster and more powerful processors may operate at lower voltage supply levels.

10

15

The voltage supply is typically provided to the processor through a component in the computer system called the motherboard. A motherboard is designed to accommodate a particular processor that operates at a particular voltage supply level. When a more advanced processor is introduced that operates at a lower voltage supply level, the motherboard must be redesigned to accommodate the lower voltage supply level. It can be expensive to redesign a motherboard, and this expense is passed on to the end user through the higher cost of a computer.

The present invention addresses this and other problems associated with the prior art.

SUMMARY OF THE INVENTION

In accordance with one embodiment of the present invention, an integrated circuit (IC) package includes a substrate, a ground line, and an encoded region.

The encoded region provides information based upon selective deposition of solder balls electrically coupled to the ground line.

Other features and advantages of the present invention will be apparent from the accompanying figures and the detailed description that follows.

20 BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the accompanying figures in which like references indicate similar elements and in which:

10

15

20

Figure 1A is a BGA package formed in accordance with an embodiment of the present invention;

Figure 1B is a cross-section of the package of Figure 1A; and

Figure 2 is the package of Figure 1A coupled to a PCB to form a component of a computer system in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

In accordance with one embodiment of the present invention, a ball grid array (BGA) package includes an integrated circuit (IC), such as a processor, in a substrate. An encoded region of the package provides information using selectively deposited solder balls in the encoded region. This information may indicate, for example, a voltage supply level for the processor.

Deposited solder balls in the encoded region are coupled to a ground line within the package. When the package is coupled to a printed circuit board (PCB), such as a motherboard, deposited solder balls in the encoded region are coupled to a power supply via resistors and a power trace on the motherboard. In this manner, the presence or absence of a solder ball in the encoded region can be sensed by the motherboard. Thus, the information is automatically provided to the system to properly configure the voltage supply level to the processor.

In accordance with an embodiment of the present invention, a single motherboard can be designed that accommodates various processors requiring different voltage supply levels. The proper voltage supply level is indicated to the motherboard by selective deposition of solder balls in the encoded region of the

10

15

20

processor package in the manner described above. Thus, system cost is reduced because there is no need to design different motherboards for each different processor. A single, mass-produced motherboard may be used. A more detailed description of embodiments of the present invention, including various configurations and implementations, is provided below.

Figure 1A is a BGA package, 100, formed in accordance with an embodiment of the present invention. As used herein, a BGA package is intended to refer to any IC package that includes I/O, power, or ground ports formed of electrically conductive balls that are deposited onto a substrate in any pattern through a template. Electrically conductive balls are herein referred to as solder balls, and include not only electrically conductive balls but also electrically conductive bumps, cylinders, parallelepipeds, ellipsoids, or any other electrically conductive shape.

BGA package 100 of Figure 1A includes substrate 101 and solder balls 102. Note that to avoid obscuring Figure 1A, reference numeral 102 only points to 4 of the numerous solder balls shown. Substrate 101 includes one or more ICs (not shown) having I/O, power, or ground pads that are electrically coupled to solder balls 102. In accordance with one embodiment of the present invention, substrate 101 includes a processor.

The surface of substrate 101 of BGA package 100 of Figure 1A may include an electrically insulative (dielectric) material, such as plastic or ceramic. Onto this surface, solder balls 102 may be screen printed. This screening process includes screen printing solder, or another electrically conductive material, through a template (or "screen") that has openings adjacent to portions of the substrate where

10

15

20

solder balls are deposited. Solder balls are prevented from being deposited on portions of the substrate adjacent to closures in the template. For an alternate embodiment of the present invention, solder balls are deposited on the substrate of a BGA package through a template by a process other than screening such as, for example, chemical vapor deposition and sputtering.

The ease and economy with which the solder ball pattern on a BGA package can be modified makes embodiments of the present invention advantageous over, for example, IC redesign, IC pad bond-out, or internal package redesigns.

Templates used to form alternate solder ball patterns on a BGA package can be relatively cheaply and quickly produced. Thus, information specific to a particular BGA package (and, more particularly, specific to the IC contained within the package) may be cheaply and easily encoded by the selective deposition of solder balls using package-specific templates.

BGA package 100 of Figure 1A includes encoded region 105. For the embodiment shown, encoded region 105 includes five solder ball areas 111, 112, 113, 114, and 115. Each of these solder ball areas may or may not include a solder ball, depending on the information one desires to encode. For the embodiment of Figure 1A, solder balls are shown deposited in solder ball areas 111, 113, and 115, and solder balls are absent from solder ball areas 112 and 114. If a solder ball is deposited in a solder ball area of the encoded region, it denotes one logic level, and the absence of a solder ball from the solder ball area denotes the opposite logic level.

10

15

20

Thus, the solder ball pattern in encoded region 105 of Figure 1A denotes the five bit binary number "01010" assuming that a deposited solder ball denotes a logical "0" and that the bits are to be read linearly within the encoded region. For an alternate embodiment of the present invention, a deposited solder ball denotes a logical "1", in which case the solder ball pattern in encoded region 105 denotes the five bit binary number "10101", still assuming that the bits are to be read linearly. Alternatively, the bits may be read non-linearly according to a predefined sequence.

According to an embodiment of the present invention, the encoded region of a BGA package is a predefined region that provides information based upon the selective deposition of solder balls in the region. The region may encompass any number of solder ball areas that may or may not be adjacent to one another. The information may be provided visually to either a human observer or to an optical scanner. Alternatively, the information may be provided to a PCB to which the BGA package is coupled, as described below. The information may indicate, for example, a voltage supply level to be provided to the IC in the BGA package, a clock frequency, or other configuration information.

Figure 1B is a cross-section of the package of Figure 1A through encoded region 105. As shown, substrate 101 of BGA package 100 includes a ground line 107 to which solder ball 110 is electrically coupled. In addition, any solder balls deposited in solder ball areas 111-115 of encoded region 105, such as the solder balls in solder ball areas 111, 113, and 115, are coupled to ground line 107. A ground line is an electrical interconnect that is to be electrically coupled to ground during operation of the IC within the BGA package. Ground line 107 is electrically

10

15

20

coupled to ground via solder ball 110 as described below in conjunction with Figure 2. One type of ground line is a ground plane.

For an alternate embodiment of the present invention, any solder balls deposited in the solder ball areas of an encoded region of a BGA package are coupled to a power line. A power line is an electrical interconnect that is to be electrically coupled to a voltage (or power) supply, such as Vcc, during operation of the IC within the BGA package. One type of power line is a power plane. For an embodiment in which selectively deposited solder balls in an encoded region of a BGA package are electrically coupled to a power line, the circuit of Figure 2 may be appropriately modified to electrically determine the presence or absence of solder balls in solder ball areas of the encoded region.

Figure 2 is the package of Figure 1A coupled to PCB 200 to form a component of a computer system in accordance with an embodiment of the present invention. PCB 200 may be the motherboard of the computer system. The electrical interconnects that are shown outside of BGA package 100 in Figure 2 are actually traces that may be formed on or in PCB 200.

PCB 200 of Figure 2 includes ground trace 210 electrically coupled to solder ball 110. Ground trace 210 is electrically coupled to ground during operation of the computer system. PCB 200 further includes traces 211, 212, 213, 214, and 215 electrically coupled to any solder balls deposited in solder ball areas 111, 112, 113, 114, and 115, respectively. For example, for the embodiment shown in Figure 2, the solder ball deposited in solder ball area 111 of encoded region 105 is electrically coupled to trace 211. The solder ball deposited in solder ball area 113 is electrically

10

15

20

coupled to trace 213. The solder ball deposited in solder ball area 115 is electrically coupled to trace 215.

Each of traces 211-215 of Figure 2 is coupled to a node of a resistor disposed on PCB 200, one resistor per trace. The other nodes of the resistors are coupled to power trace 216 formed on PCB 200. Power trace 216 is electrically coupled to a voltage (or power) supply, such as Vcc, during operation of the computer system.

When a voltage is supplied to power trace 216 and ground trace 210 is grounded, the voltage levels on traces 211-215 of Figure 2 indicate the presence or absence of a solder ball in a solder ball area of encoded region 105. These voltage levels denote the logical levels of the binary information provided from BGA package 100 to PCB 200 based on the selective deposition of solder balls in the encoded region. For example, during operation, the voltage on traces 211, 213, and 215 is approximately ground, and the voltage on traces 212 and 214 is approximately Vcc. Thus, as stated above, the binary number 01010 is denoted by the solder ball pattern in encoded region 105, assuming positive logic is used and the bits are to be read linearly within the encoded region.

This binary number may be used by PCB 200 of Figure 2, or any other component of the computer system, to, for example, properly configure a voltage supply level provided to the IC within BGA package 100. Alternatively, the information may be used to, for example, properly configure another IC within the computer system to operate at the proper bus speed to enable communication with the IC within BGA package 100.

This invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident to persons having the benefit of this disclosure that various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the invention.

5 The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

- 1 1. An integrated circuit (IC) package comprising:
- 2 a substrate including an IC;
- 3 a ground line; and
- 4 an encoded region to provide information based upon selective deposition
- of solder balls electrically coupled to the ground line.
- The package of claim 1, wherein the substrate is the substrate of a ball grid
 array (BGA) package.
- 1 3. The package of claim 2, wherein the IC is a processor.
- 1 4. The package of claim 3, wherein a deposited solder ball in a solder ball area 2 of the encoded region is used to denote a logical "0", and an absence of a
- 3 solder ball in the solder ball area is used to denote a logical "1".
- The package of claim 4, wherein the encoded region includes at least threesolder ball areas.
- 1 6. The package of claim 5, wherein the information indicates a voltage supply
- 2 level for the IC.

- 7. The package of claim 1, wherein the information indicates a voltage supplylevel for the IC.
- 1 8. An electronic component comprising:
- a ball grid array (BGA) package including an encoded region to provide
 information based upon selective deposition of solder balls; and
 a printed circuit board (PCB) coupled to the package.
- 1 9. The component of claim 8, wherein the BGA package contains a processor.
- 1 10. The package of claim 9, wherein a deposited solder ball in a solder ball area 2 of the encoded region is used to denote a logical "0", and an absence of a 3 solder ball in the solder ball area is used to denote a logical "1".
- 1 11. The package of claim 8, wherein any deposited solder ball in a solder ball
 2 area of the encoded region is electrically coupled to a first node of a resistor
 3 on the PCB, and a second node of the resistor is electrically coupled to a
 4 power trace on the PCB.
- 1 12. The package of claim 11, wherein the first node is approximately ground if a solder ball is deposited in the solder ball area, and the first node is approximately Vcc if a solder ball is absent from the solder ball area.

4

5

6

7

3

- 1 13. The package of claim 12, wherein the encoded region includes at least three2 solder ball areas.
- 1 14. The package of claim 13, wherein the information indicates a voltage supply
 2 level for a processor within the BGA package.
- 1 15. A method of encoding information in an integrated circuit (IC) package, the
 2 method comprising:
 - depositing a first solder ball in a first solder ball area of an encoded region of an IC package to denote a first logical level; and preventing a solder ball from being deposited in a second solder ball area of the encoded region of the IC package to denote a second logical level.
- 1 16. The method of claim 15, wherein depositing the solder ball includes screen
 2 printing solder through a template comprising an opening adjacent to the first
 3 solder ball area, and preventing a solder ball from being deposited includes
 4 screen printing solder through a template comprising a closure adjacent to
 5 the second solder ball area,
- 1 17. The method of claim 15, further comprising depositing a second solder ball in a third solder ball area of the encoded region of the IC package to denote the first logical level.

1 18. The method of claim 15, further comprising preventing a solder ball from
2 being deposited in a fourth solder ball area of the encoded region of the IC
3 package to denote the second logical level.

-14-

ABSTRACT OF THE DISCLOSURE

An integrated circuit (IC) package includes a substrate, a ground line, and an encoded region. The encoded region provides information based upon selective deposition of solder balls electrically coupled to the ground line.




Figure 1A




Figure 1B




Figure 2

<u>DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION</u> (FOR <u>INTEL CORPORATION PATENT APPLICATIONS</u>)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD AND APPARATUS FOR ENCODING INFORMATION IN AN IC PACKAGE

ETHOD AND APP.	ARATUS FOR ENCODING INFORMATION IN AN IC PACKAGE	
e specification o	of which	
X	is attached hereto. was filed on	as
	United States Application Number or PCT International Application Number and was amended on	
	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	1		Priority <u>Claimed</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benef United States provisiona		States Code, Section 119 elow:	(e) of a	ny
Application Number	Filing Date			
Application Number	Filing Date			
States application(s) listed of this application is not provided by the first para acknowledge the duty to patentability as defined in	ed below and, insofar as disclosed in the prior U agraph of Title 35, Unite disclose all information in Title 37, Code of Federn the filing date of the parts.	States Code, Section 120 the subject matter of each nited States application in d States Code, Section 11 known to me to be material Regulations, Section 1 prior application and the na	n of the the mai 2, I I to .56 whice	claims nner ch
Application Number	Filing Date	Status patented, pending		oned
Application Number	Filing Date	Status patented, pending,		ned

hereby appoint the persons listed on Appendix A hereto (which is incorporated by eference and a part of this document) as my respective patent attorneys and patent gents, with full power of substitution and revocation, to prosecute this application and to ansact all business in the Patent and Trademark Office connected herewith.				
end correspondence to <u>David Kaplan</u> , BLAKELY, SOKOLOFF, TAYLOR & AFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 0025 and direct telephone calls to <u>David Kapla</u> n, (408) 765-1823.				
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.				
ull Name of Sole/First Inventor John W. Horigan				
ventor's Signature Date Date Date				
esidence <u>Mountain View, CA</u> Citizenship <u>U.S.A.</u>				
(City, State) (Country)				
ost Office Address 1209 Villa Street Mountain View, CA 94041				
ull Name of Second/Joint Inventor <u>Larry L. Moresco</u>				
ventor's Signature Larry L. Molasco Date 12/16/99				
esidence <u>San Carlos, CA</u> Citizenship <u>U.S.A.</u>				
(City, State) (Country)				

Post Office Address 112 Garnet Ave.

San Carlos, CA 94070

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. P44,587; Thomas M. Coester, Reg. No. 39,637; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41.845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. 42,004; Lisa A. Norris, Reg. No. P44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Kimberley G. Nobles, Reg. No. 38,255; Daniel E. Ovanezian, Reg. No. 41,236; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. P45,241; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; Paramita Ghosh, Reg. No. 42,806; and Sang Hui Kim, Reg. No. 40,450; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells; Reg. No. P43,256, Peter Lam, Reg. No. P44,855; and Gene I. Su. Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 <u>Duty to Disclose Information Material to Patentability</u>

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.